

4

Claim 1. A method for use by a host microprocessor which translates sequences of instructions from a target instruction set for a target processor to sequences of instructions for the host microprocessor comprising the steps of:

- beginning execution of a first sequence of target instructions by
- 6 committing state of the target processor and storing memory stores
- generated by previously-executed sequences of instructions at a point in
- the execution of instructions at which state of the target processor is
- 9 known,
- beginning execution of a speculative sequence of host instructions
- following a branch from the first sequence of target instructions by
- immediately committing state and storing memory stores,
- attempting to execute the speculative sequence of host instructions until
- another point in the execution of target instructions at which state of the
- target processor is known,
- rolling back to last committed state of the target processor and
- discarding memory stores generated by the speculative sequence of host
- instructions if execution fails, and
- beginning execution of a hext sequence of target instructions if execution
- succeeds.
- 1 Claim 2 A method as claimed in Claim 1 including an additional step
- of releasing a lock for any sequence of host instructions running in a
- locked condition immediately after committing state of the target

9/9/99 15 Trans12

11

12



- processor and storing memory stores generated by previously-executed
- 5 translation sequences.
- Claim 3. A method for use by a host microprocessor which translates
- sequences of instructions from a target instruction set for a target
- processor to sequences of instructions for the host microprocessor
- 4 comprising the steps of:
- beginning execution of a first sequence of target instructions by
- 6 committing state of the target processor and storing memory stores
- generated by previously-executed sequences of instructions at a point in
- 8 the execution of instructions at which state of the target processor is
- 9 known,
- 10 / executing a sequence of host instructions from the first sequence of
  - target instructions commencing immediately after committing state of the
  - target processor and storing memory stores previously generated by a
- execution until another point in the translation of target instructions at
- which state of the target processor is known,
- beginning execution of a next sequence of target instructions by
- committing state of the target processor and storing memory stores
- generated by the execution of the first sequence of target instructions at
- a point in the execution of target instructions at which that state is
- 19 known, and
- 20 executing a sequence of host instructions from the next sequence of
- target instructions commencing immediately after committing state of the
- target processor and storing memory stores generated by the execution of

1

23	the first sequence of target instructions until another point in the
24	execution of target instructions at which state of the target processor is
25	known.
1	Claim 4. A method for use by a host microprocessor which translates
2	sequences of instructions from a target instruction set for a target
3	processor to sequences of instructions for the host microprocessor
4	comprising the steps of
5	translating a first speculative sequence of host instructions from the first
6	sequence of target instructions from a point in the translation of target
7	instructions at which state of the target processor is known,
8	ending the first sequence of target instructions in response to
9	encountering a branch from the first sequence in the target program by:
10	branching to a branch sequence of target instructions,
11	committing state of the target processor and storing memory stores
12	generated by the first translation sequence after a branch taken
13	before executing a branch sequence of host instructions, and
14	ending execution of the first sequence of target instructions if a branch is
15	not taken from the first sequence by:
16	rolling back to last committed state of the target processor and
17	discarding memory stores generated by the speculative sequence of
18	host instructions if execution fails, and

committing state of the target processor and storing memory stores generated by the first sequence at the end of the sequence of target instructions at which state of the target processor is known.

9/9/99 18 Trans12